Abstract-Binary symbol detection based on a sequence of finite observation signals is formulated in the multidimensional signal space. A systematic space partitioning method is proposed to divide the entire space into two decision regions using a set of hyperplanes. The resulting detector structure consists of K parallel linear classifiers followed by a K-to-1 Boolean mapper, and is well suited to high-speed implementation. Compared to direct implementation of the fixed-delay tree search (FDTS) detection rule, the proposed signal-space formulation results in a considerable saving in digital hardware. Examples taken from binary-input intersymbol interference (ISI) channels are used to demonstrate the proposed technique. Block processing strategies suitable for high-speed applications are also discussed.
I. INTRODUCTION
T HIS PAPER deals with detection of binary symbols that have been transmitted through a noisy communication channel which suffers from intersymbol interference (ISI). To solve the detection problem, we first form a multidimensional signal space using fixed-length sequences of all possible noiseless channel output signals. We then use a partitioning technique to divide the signal space into different decision regions. The symbol decision made in this way is consistent with the optimal constrained-delay decision rule under some reasonable assumptions. The resulting detector architecture is computationally efficient and well suited to high-speed parallel implementation.
ISI arises in many practical channels due to a limited bandwidth and introduces severe correlation among successive received signal or observation samples, degrading the quality of the estimated digital information available at the receiver side. One traditional approach to data detection for ISI channels is to utilize a sequence of observation samples taken over many symbol intervals in making a particular symbol decision. These types of detectors are collectively known as sequence detectors. The well-known Viterbi detector [1] and other detectors that utilize a tree or trellis representation of candidate symbol sequences [2] - [11] can be viewed as techniques along this direction.
Our focus in this paper is on the development of an efficient architecture for a particular class of tree-based detectors that can be categorized as finite or fixed-delay tree search (FDTS) detectors [3] - [5] , [9] - [11] . With these detectors, a symbol decision is made based on observation into a fixed number of future symbol intervals. Past decisions are typically utilized as a form of decision feedback in an effort to minimize implementation complexity. The basic idea of the FDTS detectors is to first represent the candidate symbol sequences as paths in a tree, measure the "likelihood" of each path according to some optimality criterion, and then identify the decision symbol associated with the "best" path.
Given the observation sample sequence of length , each candidate path maps to a point in the -dimensional signal space. It then becomes clear that a decision rule can be implemented using hyperplanes that partition the signal space into appropriate decision regions. Some practical detectors have been proposed based on this idea when the input symbol sequence is subject to certain modulation code constraints [12] - [14] . The advantage of the signal-space approach over direct computation of the Euclidean metric is that the number of multiplications is reduced significantly, resulting in a considerable savings in digital hardware. As will be shown using a specific example later, the complexity reduction is even more significant when certain types of modulation code constraints are considered. Also, the structure of the signal-space FDTS detector is inherently parallel, making it suitable for high-speed applications. Despite the noted advantages, the signal-space approach has been limited to cases where the dimensionality is low and visual inspection of the signal space is possible. When the dimensionality increases beyond two, finding the required set of hyperplanes and the logic mapping function through visual inspection becomes difficult in general. In this paper we establish a systematic method to achieve such a goal for arbitrary .
In [15] , the Voronoi diagram (VOD) is applied to neural network design for pattern classification purposes. The VOD is a fundamental geometric construct which, given a number of prescribed points in a multidimensional space, can be used to divide that space into the same number of convex regions according to the nearest-neighbor rule [16] . This paper also utilizes the VOD. However, unlike the general pattern classification problem considered in [15] , the signalspace representation of FDTS candidate paths possesses a 0090-6778/98$10.00 © 1998 IEEE certain regularity. This paper shows how this signal regularity can be exploited in binary transmission to obtain a computationally efficient formulation of FDTS detectors. The proposed method starts with a direct application of the VOD to the -dimensional signal-space constellation formed by the fixed-delay tree paths. We then establish a procedure to eliminate redundunt hyperplanes associated with signal points belonging to the same decision class. Finally, we show how the symmetric nature of the signal paths represented by a binary tree can be used to implement the network of linear weights with a minimal set of common multiplies. Some specific examples taken from practical applications are used to demonstrate the entire signal-space partitioning and detector architecture construction procedure.
Section II formally defines the detection problem for ISI channels and provides background on FDTS and signal-space detection. Section III introduces the basic multidimensional space partitioning via the VOD, and establishes a method to further eliminate redundant hyperplanes that form boundaries between in-class signals. Section III also discusses a technique for implementing the necessary hyperplanes using a common set of multipliers. In Section IV the proposed partitioning technique and the corresponding detector architecture are demonstrated using specific ISI channel examples. Performance analysis is presented in Section V. Section VI extends the proposed idea to block processing of decision symbols. Finally, conclusions are drawn in Section VII.
II. SEQUENCE DETECTION BASED ON FINITE OBSERVATION WINDOW
After appropriate front-end filtering and symbol rate sampling, the received signal corrupted by additive noise and ISI can be expressed as (1) where for represents ISI of a finite length , is the input symbol taken from , is additive white noise, and represents the noise-free received signal. The FDTS detection problem can be stated as follows: given a set of received signal or observation samples and all past decisions , what is the best estimate for ? It is assumed that the past decisions are correct. With this assumption, this problem is equivalent to the delayconstrained optimal detection problem formulated in [18] , where past observation samples instead of past decisions are used. The parameter , which controls the number of the observation samples used, also specifies the decision delay. Fig. 1 illustrates a mapping between binary sequences and tree paths for . When , past decisions can be used to cancel ISI arising from the tail portion of the channel impulse response to effectively shorten the extent of ISI. In this case, (1) can be rewritten (2) While different optimality criteria are possible [10] , a reasonable, as well as popular, criterion is to minimize the cost function based on the squared difference between the observation sample sequence and the noise-free reference signal sequence (i.e., Euclidean metric). Performance variations resulting from different optimality criteria are typically marginal. When the signal-to-noise ratio (SNR) is reasonably high and the decision made in the previous symbol interval is correct, using the Euclidean metric yields the same performance as the delayconstrained optimum detector of [18] , as discussed in [9] and [11] . We will focus on this decision rule for the development of our technique. Generalization of this technique to yield a block of symbol decisions each cycle will also be considered in Section VI.
III. SIGNAL-SPACE PARTITIONING

A. Basic Partition
In general, the noise-free reference signal , where , depends not only on the input symbols lying on the lookahead path but also on past decisions. In signalspace formulation of FDTS it is convenient to make the signal constellation independent of past decisions. To this end, we redefine the noise-free reference signal as
The observation sample should also be modified in a consistent manner (4) where past decisions are utilized for . We have assumed and used (2) instead of (1) . In case , we can simply assume that the effective impulse response contain zeros in its tail. The FDTS decision rule can be viewed as finding the particular signal vector out of the candidates that is closest to the observation vector in the Euclidean sense and identifying the input symbol associated with the chosen signal vector. Note that and are not the delayed versions of and , respectively. The first step in analytically finding the required hyperplanes and the associated logic mapping rule for the binary detection problem at hand is to treat all signal points as distinct classes in the -dimensional space. The basic partition is then obtained by a direct application of the VOD. Given a set of sites, the VOD is used to form nonoverlapping convex regions called the Voronoi regions, each of which defines a collection of points nearest to a given site [16] . For a given site or signal and its Voronoi region , the signals associated with the Voronoi regions that share a common face with are called the Delaunay neighbors (DN's) of . See Fig. 2 . One of the basic properties of the VOD is that it uses a minimal set of hyperplanes in separating all of the given sites.
The equation of the hyperplane which bisects two signal vectors and is given by , where " " denotes the dot product. This hyperplane divides the entire space into two closed half spaces and , which contain and , respectively. The linear discriminant function is defined as (5) which takes a positive value if and a negative value if . The Voronoi region associated with can be expressed as (6) where is a set of signal indexes corresponding to all DN's of . To determine whether is in a particular decision region, a binary indicator signal is first generated according to if if (7) for each . Equation (7) describes the operation of a linear classifier. The binary signal that indicates in which decision region falls can be obtained by applying appropriate logical OR/AND operations on 's. It now remains to identify all DN's for each signal point. There exist different algorithms for constructing the VOD or, equivalently, finding the DN's [16] . In our application the VOD is constructed off-line, and the number of sites is relatively small. Therefore, we resort to a conceptually simple approach discussed in [21] . It can be shown [21] that for a given signal , the half space is redundant in forming (i.e., is not a DN of ) if and only if (8) where is the solution of the following linear program:
while for all (9) In some practical applications a modulation constraint is imposed on the input symbol sequence for a variety of reasons. Such constraints prevent certain symbol sequences from occurring. Such a code constraint can be handled simply by removing the signal vectors corresponding to code-violating tree paths before applying Voronoi partitioning.
B. Elimination of Hyperplanes Between In-Class DN's
For binary detection, signal points are divided into two decision classes. The basic Voronoi partition provides a sufficient set of hyperplanes and the required logic rule for making a symbol decision. The -to-1 binary mapper that converts linear classifier outputs 's into the final decision consists of multiinput AND's in the first layer and a singleinput OR in the second layer, where is the number of Voronoi regions belonging to a given decision class. The number of inputs to each AND gate in the first layer equals the number of hyperplanes that form the corresponding Voronoi region. Once this basic logic rule is established by the Voronoi partition, a reduction of a large number of hyperplanes is possible by inspecting DN's that belong to the same class.
Let and be such in-class DN's of each other. Let represent the hyperplane that forms the common face of and . Assume that gives rise to a common face of no other DN pairs. Also, let and be the convex regions derived from and by removing , respectively, i.e., and . Then, is redundant, as far as the symbol decision is concerned, if (10) where is the region corresponding to the opposite decision and denotes empty space. Equation (10) describes a situation where the union of two new convex regions formed by dropping still belongs to the same decision region. In this case the basic AND/OR logic mapping remains the same as in the basic Voronoi partition except that the number of inputs to each of the two AND operators that form and is simply reduced by one by dropping and , respectively. The final symbol decision is obtained by observing the binary indicator (11) where and denote the multiinput logical AND and OR operations, respectively, is a set of the indexes of all signals associated with a particular decision symbol , and is a subset of resulting from removing all in-class DN's that satisfy (10) from . The binary decision will take value one if and zero if , where represents the decision region associated with the decision symbol and represents the decision region for the opposite symbol. Equation (11), along with (5) and (7), describes the final detector structure proposed in this paper. 1 While checking for (10) directly is diffcult in general, there exists a sufficient condition for (10) which is frequently satisfied and is much simpler to check. If both and are confined within , i.e.,
then it is clear that (10) is true. The condition (12) is true if and only if the boundary forming either or does not intersect with the boundary that forms , which can be checked easily by examining the hyperplanes that define the regions , , and . Fig. 3 depicts this situation. The resulting detector now implements the nearest-neighbor decision rule based on a siginificantly reduced set of hyperplanes while utilizing the basic binary mapping rule obtained from the initial Voronoi partition.
C. Linear Classifier Implementation Using a Common Set of Multiplies
Each linear classifier, as shown in (5) and (7), consists of a finite impulse response (FIR) filter-like structure followed by a hardlimiter. The implementation complexity arises mainly from the multiply operations that realize the FIR filter-like structure. A signal-space FDTS detector that utilizes linear classifiers, then, would normally require multipliers.
1 Even when (10) does not hold, it is conceptually possible to remove B ij without degrading detection quality; when V i [ V j is convex, the two associated AND's can be merged to form a single AND after deleting the inputs b ij and b ji , respectively. We shall not be concerned with this case, however,
as it requires a change in the basic mapping rule provided by the initial Voronoi partitioning.
In the following we show that for the detection problem at hand, all linear classifiers can be implemented using only multipliers, reducing the hardware complexity considerably. Using (2) and (3), the signal vector can be written as (13) and the weight vector, defined as , is given by (14) where (15) The discriminant function is given by (16) where (17) After factoring out 's, (16) can be rewritten as (18) From (18), it can be seen that is essentially obtained via a dot product operation between the vectors and , and an extra addion to incorporate the constant offset . Note that the vector is common to all pairs. This vector can be constructed from a set of variables , which can be obtained from multiplications ( is set to one without losing generality). Therefore, apart from delays and a small number of adders needed to set up from , computation of 's for all pairs requires only multipliers. The dot product itself requires no multiplication since the elements of are taken from . The number of the elements in each vector is and the dot product operation may require up to that many pairwise additions in general. In practice, however, the number of required adders is substantially smaller since many elements of are zeros for a typical DN pair.
In contrast, direct computation of recursive metrics in the original tree formulation would require multiplications. In addition, direct implementation of an FDTS method typically requires a max-finder circuit that operates on inputs. The metric expression in the traditional FDTS can be rearranged and a factorization technique can be applied to reduce the number of multiply operations at the expense of an increased number of adders [20] , but a need for the max-finder operation still remains. In the present signal-space approach the final decision is essentially made by a -to-1 binary mapping, where is the total number of hyperplanes used. For reasonable values of , this mapping can be implemented using, for example, a read-only memory (ROM), which is faster and easier to implement than a max-finder circuit. The exact number of required adders and the complexity arising from the -to-1 Boolean mapping depend on , which is a highly sensitive function of the actual channel impulse response and the code constraint. Further discussion on complexity will be given in the next section in conjunction with specific examples.
IV. ILLUSTRATIVE EXAMPLES
In this section we use specific channel impulse responses to illustrate the proposed signal-space partitioning method. Two different channels, one with random input and the other with a modulation-coded input, are considered to show the impact of a particular code that is widely used in practice. Two channels also exhibit different amounts of ISI. Threeand four-dimensional partitions are considered, respectively.
A. Channel 1
In the first example we use a channel response . The binary input sequence is a random data sequence with no modulation code constraint. We shall construct a FDTS detector architecture based on the proposed partitioning technique.
We first obtain eight reference signal vectors corresponding to the eight paths in the detection tree using (13) . The next step is to apply the basic partitioning by finding all DN's of each signal, including those associated with the same decision. Applying the linear programming procedure described in (8) and (9), DN's of each of the four signal points associated with the decision symbol 1 were found and shown in Table I (a). Row entries marked by either " " or " " represent DN's of the signal corresponding to each column. The number of DN's for each signal ranges from three to six.
Boundaries among in-class DN's are then examined using the conditions described in Section III-B. As a result, for each signal, the in-class DN's for which the bisecting hyperplane is not necessary are identified. These are the ones that are marked by " ." All in-class DN's satisfied the condition (12) [and thus (10) ] and were marked by " ." Next, the final set of required hyperplanes are generated from the signal pairs corresponding to the " " mark. These are . The overall region for the decision is . From (9) with , the corresponding decision rule becomes as given in (19) , shown at the bottom of the page, where and denote logical OR and AND operators, respectively. For realization of this rule, discriminant functions are obtained using (18) . The resulting block diagram is shown in Fig.  4 . Once written in the form of (18) , it can be observed that certain terms are common to many 's. This can be used to further reduce the total number of pairwise adders intermediate variables , , and shown in the figure represent these common terms. This structure has an obvious computational advantage compared to a direct implementation of the metrics, which would require, for a nonrecursive setup, branch metric computations, corresponding add operations and a max-or min-finder driven by eight inputs.
Note that there is a potential latency problem associated with feedback of the previous decision in generating 's (latency problems plague all sequence detectors). One possible approach to avoid this problem is to implement the detection rule for two separate lookahead values and , and choose the final decision for at the very last instant when the decision from the previous interval is completely determined. This will inevitably require duplication of hardware, but only part of the entire detector need be duplicated. In Fig. 4 the add operations involving at the early stage of the computational cycle can be moved to later and incorporated into the threshold adjustment process (i.e., adding ) for each of the two lookahead values of . This means that only that portion of hardware which comes after the computation of variables requires duplication; the number of multipliers remains the same. This will make high-speed pipeline implementation possible. This pipeline approach is general and applicable to all channel impulse responses and different signal-space dimensions. When is relatively small, as in this example, the two-layer AND/OR Boolean mapper can be replaced with a single -by-1 ROM. Another possible strategy for high-speed implementation involves processing of block decisions and will be discussed in Section VI.
B. Channel 2
The second example is based on the channel response given by . This response is often used to model the high-density optical recording channel [24] . The binary data sequence is assumed to satisfy the minimum run length modulation constraint [25] . With this constraint, the input sequence does not allow any consecutive symbol changes; no input sequence contains or pattern. This type of coding method finds wide application in commercial magnetic and optical disk recorders [26] , [27] , where the presence of consecutive level transitions (in a nonreturn-to-zero representation of a given bit sequence) may severely limit linear density. The choice of is three in this case. While this choice of makes the decision delay greater than the extent of ISI, it is the minimum value of that provides an asymptotically optimum performance, as discussed in the next section. This choice is also quite acceptable from the implementation point of view since, with the code constraint, the required complexity is considerably lower than a typical case of . Fig. 5 shows the detection tree for . The paths that violate the constraint are indicated by " ." After discarding these paths, there remain five paths for each decision symbol. The basic partitioning step has been applied and DN's are marked by " " or " " for each reference path, as shown in Table I(b). As in the first example, in-class DN pairs have been tested and marked by " " if no separating hyperplanes are required for symbol decision.
Considering the pairs marked by " " only in Table I (b), the decision region for is and the final decision can be obtained by taking AND and OR operations on corresponding 's as in (19) . Using (18), the required discriminant functions are obtained, and the final detector implementation is as shown in Fig. 6 . As in the first example, 's are intermediate variables that represent common terms in the expressions. In this particular example, where the channel response coefficients take integer values, the complexity due to multiplication is not a serious issue. However, metric computation still requires add operations, and branch metric computations required in direct implementation of the FDTS rule, along with the computational requirement of finding the minimum path metric out of ten contenders (after eliminating six code-violating paths), are considerably more demanding than the proposed structure of Fig. 6 . While the value here is considerably larger than the first example, the same pipeline strategy is possible if one is willing to duplicate the portion of hardware that performs threshold-level adjustments, hardlimiting, and binary AND/OR mapping.
V. PERFORMANCE EVALUATION
Upper and lower bounds for the symbol-error probability are well established for the maximum-likelihood sequence detector (MLSD) [28] , [30] , [31] . A lower bound has also been derived for restricted-delay detectors [29] . Using the notion of DN's, the performance bounds can also be obtained based on simpler and more intutive arguments. Let denote the probability of symbol error for the FDTS detector. Assuming additive white Gaussian noise with variance as well as correct past decisions, applying a union bound on oppositeclass DN's yields an upper bound (20) where is the distance between two opposite-class DN's and , is the distance between and its nearest opposite-class DN, is the number of such DN's of , is the minimum distance between any two opposite-class DN's, and corresponds to a set of signals that have one or more opposite-class DN's at distance . The approximations are valid at high SNR's. Applying the well-known genie argument of [28] to pairs of nearest opposite-class DN's, the lower bound of [29] can be rederived geometrically. This lower bound is given by (21) where represents the symbol-error probability of the genieguided detector and represents the probability that a given signal has one or more opposite-class DN at distance . Comparing (20) and (21), it is clear that the ratio can serve as a measure of asymptotic performance for the FDTS. Given a detection tree with depth , is the minimum distance between any two paths that diverge at the root. From (14) , the squared distance is given by (22) where the minimization is over all input error sequences of length that start with a nonzero element. As tends to infinity, approaches , the minimum squared distance for any two noise-free signal sequences of an arbitrary length.
can be viewed as the minimum "truncated" distance that depends on the energy concentration in the first samples of the channel output error sequence [9] . approaches quickly with increasing if the minimum energy grows rapidly in the early samples of the output error sequence. For MLSD, the effective SNR is , which defines an optimal detection performance for an ISI channel. It is convenient to define a parameter which indicates the optimality loss of an FDTS detector with respect to the MLSD as (23) This optimality loss function is a monotonically nonincreasing function of . Exactly how fast decreases with increasing depends strongly on both the channel impulse response and modulation coding. The impact of channel response on the performance of restricted delay detectors has been studied thoroughly in [29] . The impact of modulation coding has been discussed in [9] . The optimality loss functions are plotted in Fig. 7 . It can be seen that for Channel 1, where ISI is relatively small, already reduces to a small fraction of a decibel when is as small as two. The amount of ISI for Channel 2 is considerably larger than Channel 1. With random input, for Channel 2 (with response ) arises from the repetitive input error sequences of the form . The corresponding output error sequences are , which all give rise to . On the other hand, the existence of output error sequences of the form with an arbitrary number of zeros in the middle prevents the truncated squared distance from growing beyond two. This forces to remain at two for any , and never goes below 3 dB. With the code, however, the repetitive input error patterns of the form are prohibited, and the limiting input and output error patterns in the MLSD become and , respectively. The corresponding is now six. It can also seen that now grows very quickly. For example, already reaches five at with the input error and the corresponding output error . It stays at five as increases to two because of the limiting error pattern is , which gives rise to an output of . At , however, the limiting input error pattern is and becomes six, with dropping to 0 dB. Fig. 7 also shows a plot of for Channel 2. We also note that there exist other types of codes that allow a rapid growth of the minimum truncated distance [32] , [33] .
Monte Carlo bit-error rate simulations are conducted, and the results are shown in Fig. 8 . It can be seen that at low error rates, the SNR degradation of FDTS systems relative to the MLSD (implemented via the Viterbi algorithm with a sufficiently long delay) is consistent with prediction based on the optimality loss function. For the Channel 2 simulation, code-violating paths in the FDTS with -were removed by tracing back past decisions. For Viterbi detection, the trellis was modified to reflect the code constraint.
VI. BLOCK-BY-BLOCK DECISION
In this section we discuss two different methods that can be used to release a block of decision symbols every cycle. The motivation for block processing arises in high data rate applications.
A. Multiclass Detection
The FDTS detection problem can easily be generalized so that a block of decision symbols rather than a single decision symbol is released each cycle. This problem can be stated as: given a set of observation samples and past decisions , what is the best estimate for a block of input variables ? Again, our criterion is to choose the particular noise-free sequence whose squared distance from the observation sequence is the smallest.
This approach is a straightforward generalization of the binary classification technique discussed thus far into a multiclass problem. Equations (2)-(4) can be generalized to cases by simply replacing with . Bit sequences and corresponding noiseless channel output signal sequences are represented by tree paths. These paths, which are grouped into decision classes, are in turn mapped to points in the -dimensional space. Signal points belonging to a common class are associated with a particular block decision . As in binary detection, the basic VOD partitioning is first applied by identifying all DN's of each path, treating each signal point as a distinct class. The next step is to find in-class DN's for which no separating hyperplanes are required, following essentially the same procedures established in Section III-B. In the present case, however, (11) needs to be evaluated for classes, i.e.,
. Accordingly, there are now OR operators in the final layer of the Boolean mapper. The throughput of the resulting detector is improved by a factor of but the required increase in complexity is considerably more.
B. Parallel Processing of Symbol-by-Symbol Detectors
The second technique for making block-by-block symbol decisions basically requires parallel symbol-bysymbol detectors with given to release a block of consecutive symbol decisions at a time. In this approach an FDTS detector proceeds based on the signal-space method as usual to make a decision using the observation vector of elements and the reference vectors for . At the same time, other FDTS processes proceed in parallel for estimating all symbols . Each estimate is to be obtained in signal space as described earlier, based on the reference signal vectors for and the observation vector . However, difficulty arises because the reference signal vectors depend, in general, on the set of symbols , for which the estimates are not yet available. This difficulty can be avoided by simply looking ahead all possibilities for the set of decision symbols and making a separate decision for each possibility. The final decision is deferred until the last moment when the previous decisions become available. In this way, symbol decisions are made more or less in parallel.
For the purpose of estimating , we need to modify the reference signal as for (24) which can be obtained from by subtracting terms depending on , i.e., for for (25) where represents the lookahead symbol values. The observation sequence should also be modified accordingly for for (26) For each set of lookahead decision symbols , an FDTS makes a conditional decision on based on the observation and the signal vectors . At the last moment, a decision corresponding to a particular set of is selected, as the decisions for the previous intervals become available. For a small , the effective symbol interval can be reduced roughly by a factor of . However, in general, the overall hardware complexity increases by a factor of .
VII. CONCLUSION
An efficient architecture has been developed that performs FDTS detection for ISI channels. The construction technique utilizes a signal-space partitioning method based on Voronoi partitioning and further inspection of in-class DN's. The proposed approach systematically finds a required set of hyperplanes and the Boolean mapping rule that performs symbol detection consistent with the nearest-neighbor rule in a multidimensional signal space. A simplification technique has been introduced to reduce the implementation complexity associated with hyperplanes. The final detector structure consists of parallel linear classifiers followed by two layers of respective logical AND and OR operators. Computational efficiency of the resulting detector architecture has been demonstrated using practical ISI channel examples. Performance has been investigated based on the optimality loss function that indicates performance degradation of an FDTS detector with respect to the MLSD. Two approaches suitable for high-speed block processing also have been discussed.
